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Abstract: Cyber-Physical Systems require distributed architectures to support safety critical real-time
control. Hermann Kopetz’ Time-Triggered Architecture (TTA) has been proposed as both an architecture
and a comprehensive paradigm for systems architecture, for such systems. TTA offers the programmer
a logical discrete time compliant with synchronous programming, together with timing bounds. A clock
synchronization protocol is required, unless the local clocks used themselves provide the recquired
accuracy. To relax the strict requirements on synchronization imposed by TTA, Loosely Time-Triggered
Architectures (LTTA) have been proposed. In LTTA, computation and communication units are all
triggered by autonomous, unsynchronized, clocks. Communication media act as shared memories between
writers and readers and communication is non blocking. This is at the price of communication artifacts
(such as duplication or loss of data), which must be compensated for by using some “LTTA protocol”. In
this paper we pursue our previous work by providing a unified presentation of the two variants of LTTA
(token- and time-based), with simplified analyses. We compare these two variants regarding performance
and robustness and we provide ways to combine them.
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Une présentation unifiée des Architectures Rythmées Souplement par le Temps
Résumé : Les infrastructures de calcul distribuées pour le contrôle des systèmes embarqués critiques requièrent des
propriétés particulières destinées à préserver les caractéristiques attendues du contrôleur. Les architectures TTA (Time-Triggered
Architectures) ont été proposées par Hermann Kopetz, à la fois comme une architecture de calcul et comme une méthodologie
de conception des systèmes. TTA offre au programmeur un temps logique conforme à celui de la programmation synchrone,
avec en outre un contrôle strict du temps. Il requiert un protocole de synchronisation entre les horloges du système réparti.
Pour affaiblir ces hypothèses, les architectures LTTA (Loosely Time-Triggered Architectures) ont été proposées récemment.
Dans LTTA, les calculs et les communications sont rythmées par des horloges locales, non synchronisées. Les supports
de communication se comportent comme des mémoires partagées. La communication est donc non-bloquante. Ce type de
communiccation crée évidemment des artefacts à combattre par un protocole dit “LTTA”. Dans cet article nous présentons une
approche unifiée des deux techniques connues pour ce type de protocole, reposant sur l’usage, soit de jetons, soit du temps.
On compare ces deux variantes et on étudie leur performance.
Le présent rapport est une version corrigée de l’article [6], paru à Emsoft’2010. Il est dédié à notre très cher ami Paul Caspi,
décédé en Avril 2012.
Mots-clés : Architectures TTA, Circuits élastiques, Architectures LTTA
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I. INTRODUCTION
Embedded electronics for safety critical systems have ex-
perienced a drastic move in the last decade, particularly in
industrial sectors related to transportation (aeronautics and
space, automobile, and trains, trams, or subways). In the past,
each different function required its own set of sensors and
actuators, its own controller, and a dedicated set of wires.
This architecture, referred to as the Federated Architecture,
has proved safe and robust by ensuring built-in partitioning
between different functions. Federated Architectures could not
be sustained in the late 90’s, however, due to the drastic
increase in number and complexity of functions and their inter-
dependence. This lead a shift to Integrated Architectures [20]
where several functions are hosted in a single computing unit
and some functions are distributed across different computing
units. Computing units as well as communication media can
be standardised, thus allowing for drastic reductions in com-
puting devices and wiring. While this move from Federated to
Integrated Architectures opens new possibilities for further ad-
vances of embedded electronics in future embedded systems, it
raises a number of challenging issues. The folding of different
functions over shared computing units and the sharing of
communication media can cause undesired interferences. Since
system integration involves a mix of hardware, communication
infrastructure, middleware, and software in a complex way,
mismatches and failures to meet overall requirements emerges
as a high risk at very late stages of system development.
Since the overall system design relies on a layered view of
the system, with several levels of abstraction corresponding to
different computing or communication paradigms, it is not at
all clear how detailed designs can indeed match system level
specifications.
To address these problems as a whole, studies regarding
System Architecture have been developed since the late 80’s.
Most remarkable is the Time-Triggered Architecture (TTA)
developed by Hermann Kopetz and his school [17], [18]. TTA
builds on a vision of the system in which physical time is
seen as a first class citizen and as a help, not a hindrance.
The Model of Computation and Communication (MoCC) of
TTA is that of strong synchrony: the system is equipped
with a discrete logical time, that is consistently maintained
throughout the whole system. Strong synchrony is achieved by
maintaining strictly synchronized physical clocks throughout
the distributed architecture, up to a certain maximum accuracy
— which in turn specifies the finest granularity of the discrete
time in a TT Architecture. Having the precise MoCC of
strong synchrony makes the deployment of an application easy,
provided that the latter is also based on the same MoCC.
Fortunately, Simulink/Stateflow and Scade, which are standard
tools in these industrial sectors, are examples of formalisms
obeying the synchronous MoCC. In addition, TTA offers
more possibilities to address the above discussed difficulties.
Firstly, time can be used as an aid in building fault tolerance
services with redundancy management and fault detection and
mitigation. Secondly, time also facilitates partitioning, and
integrating components visible through their interfaces: Time
Division Multiplexing (TDM) is a well established technique
to grant a function access to communication or computing
ressources. TDM is also at the very core of task scheduling.
However, the TTA approach carries cost and timing penal-
ties that may not be acceptable for some applications. Indeed,
jitter with smaller delays is preferred to fixed but longer
delays for distributed control applications [1]. Also, TTA is
not easily implementable for long wires (such as in systems
where control intelligence is widely distributed) or for wireless
communications. Finally and most importantly, re-designs are
costly, due to the need for a global re-design of Time-Division
multiplexing of the different functions or tasks. Hence, even
for the safety critical hard real-time layers where TTA seems
appropriate, it may not always be accepted.
Hence, there has been growing interest in less constrained
architectures, such as the Loosely Time-Triggered Architec-
ture (LTTA) [7]. LTTA is characterized by a communication
mechanism, called Communication by Sampling (CbS), which
assumes that: 1/ writes and reads are performed independently
at all nodes connected to the medium, using different local
clocks; and 2/ the communication medium behaves like a
shared memory. See Figure 1 for an illustration.
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LTT Architectures are widely used in embedded systems
industries. The authors are personally aware of cases in aero-
nautics [23], nuclear, automation, and rail industries where the
LTTA architecture with limited clock deviations has been used
with success. It is indeed the architecture of choice for railway
systems, in which tracks are used as the communication
medium and computing systems are carried by the trains and
work autonomously.
By not requiring any clock synchronization, LTTA is non
blocking both for writes and reads. Hence, the risk of failure
propagation throughout the distributed computing system is
reduced and latency is also reduced, albeit at the price of
increased jitter and drift [1]. However, data can be lost due
to overwrites or duplicated because readers and writers are
not synchronized [3], [24], [10]. Issues regarding the use
of LTTA for distributed continuous control are discussed
in [4]. If, as in safety critical applications that involve discrete
control for operating modes or protection handling, data loss
is not permitted, then special techniques must be developed to
preserve the semantics of the specification.
The LTT bus based on CbS was first proposed in [7]
and studied for a single writer-reader pair; [22] proposes a
variation of LTTA where some master-slave re-synchronization
of clocks is performed. The LTTA Architecture of general
topology was studied in [3], [24], using techniques reminiscent
of Back-Pressure [9], [8] and elastic circuits [11]. In a different
direction, [19] developed an alternative approach where up-
sampling is used in combination with “thick” events as a way
to preserve semantics. This approach, which is more time-
based as compared to [3], [24], was further developed and
clarified in [10].
In this paper, we cast the two variants of LTTA in a unified
framework. We simplify the analyses of [24] and we compare
the respective merits of the two variants. Finally, we advocate
blending them for different layers of the architecture and show
how this can be done safely.
The paper is organized as follows. LTTA and Communica-
tion by Sampling are presented in Section II. This is followed
in Section III by the definition of a synchronous application
and the problem of the preservation of synchronous semantics
at LTTA deployment. The next two sections are the core of
this paper. The two variants of LTTA are developed: Back-
Pressure based in Section IV and time based in Section V.
The two architectures are compared in Section VI and we
discuss why it would make sense to blend them, and how this
can be done.
II. LTTA AND ITS ARTIFACTS
LTTA relies on Communication by Sampling, which is
illustrated in Figure 1 and formalized as the following set of
assumptions:
Assumption 1:
1) Each computing unit is triggered by its own local clock.
2) The communication medium behaves like a collection
of shared memories, one for each variable; memory
updates are assumed atomic;
Ai AI. . . . . .A1
x
y
z
κ1 κi κI
Figure 1. Communication by Sampling (CbS). For each variable x, y,
or z, there is one shaded bus behaving as a shared memory, one writer
and zero or more readers.
3) Writes and reads are performed independently at all
nodes connected to the medium, using different, non
synchronized, local clocks.
For some of the designs we propose, we will need to comple-
ment Assumption 1 with the following:
Assumption 2: Updates of every variable are visible to
every node.
Due to the inherent robustness of physical systems against
slight variations in sampling, direct use of CbS is suitable for
continuous feedback control. Discrete systems such as finite
state machines are generally not robust against duplication or
loss of data. Combinational functions are generally not ro-
bust, and, even worse, sequential functions (with dynamically
changing state) may react to such artifacts by diverging from
their nominal behaviour. The issue is illustrated on Figure 2
for the case of combinational functions. We show here the
b
at
bt
at ∧ bt
case 2
case 1
a
at ∧ bt
A1A3 A2
Figure 2. Sensing multiple signals, for distributed clocks subject to
independent drifts and jitters. Referring to Figure 1, we show the case of
A1 reading two boolean inputs originating from A2 and A3, respectively,
and computing their conjunction. Cases 1 and 2 correspond to two
different outcomes for the local clock of A1.
case of A1 reading two boolean inputs at and bt originating
from A2 and A3, respectively, and computing their conjunction
at ∧ bt. Cases 1 and 2 correspond to two different outcomes
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for the local clock of A1. Observe that the result takes three
successive values F, T, and F for case 1, whereas case 2 yields
the constant value F. The origin of the problem is that events
attached to different signals can be separated by arbitrary small
time intervals — in Figure 2 the problem comes from the very
close jumps of at and bt. Increasing the clock rate cannot
prevent this from occurring.
Due to such artifacts, the semantics of an application may
not be preserved when deployed directly on an LTTA Archi-
tecture and protocols are needed to ensure correct functioning.
III. DEPLOYMENT AND SEMANTICS PRESERVATION
In this section we formalize the problem of preserving the
semantics of a synchronous application when deploying it on
an LTT Architecture.
A. The Synchronous Application
We are given an underlying set Z of variables. Our spec-
ifications for discrete controllers are modeled using dataflow
diagrams. That is, they consist of a network of computing
nodes of the following form:
N :
{
Xk = f(Xk−1, u
1
k, . . . , u
p
k)
yk = g(Xk−1, v
1
k, . . . , v
q
k)
(1)
In (1), k is the discrete time index, u1, . . . , up, v1, . . . , vq ∈
Z are the input variables of the node, X ⊆ Z is the tuple
of state variables of the node, y ∈ Z is the output variable
of the node, and f, g are functions. This model can capture
multiple-clocked systems simply by extending the domains of
variables with a special value denoting absence. Absence can
be reasoned about using type systems such as clock calculi
of Lustre or Signal. Nodes N1, . . . ,Nn can be composed by
output-to-input connections to form systems, i.e., networks of
nodes, denoted by S = N1 ‖ . . . ‖Nn. Systems can be further
composed in the same way, denoted by
S1 ‖ . . . ‖SI . (2)
Node (1) is abstracted as the following labeled directed graph:
G(N) :
{
X
UD
← X , X ← u1 , . . . , X ← up
y
UD
← X , y ← v1 , . . . , y ← vq
(3)
A branch y
UD
← X indicates that y depends onX through a Unit
Delay, whereas a branch y ← v indicates a direct dependency.
Systems S = N1 ‖ . . . ‖Nn are abstracted as the union of
the associated graphs G(S) = G(N1) ∪ · · · ∪ G(Nn), and the
same holds, inductively, for G(S) when S = S1 ‖ . . . ‖SI .
Combinational loops are prohibited:
Assumption 3: We require that no loop exists in G(S)
involving branches not labeled by delay symbols UD.
Referring to a composition S = S1 ‖ . . . ‖SI , consider
G(S) = G(S1)∪ · · ·∪G(SI). Using Assumption 3, erasing, in
G(S), branches labeled by delay symbols UD yields a partial
order denoted by . Every total order that is an extension of
 yields a correct scheduling of the atomic computation steps
needed to complete a reaction of S.
To simplify our study, we consider the following additional
assumption (this assumption will be relaxed in a later paper):
Assumption 4: Every communication between different sites
is subject to a unit delay or more.
B. From Synchronous Application to 1-safe Petri net
In this section we recall a result belonging to the “folklore”
of synchronous programming, see [5], namely: synchronous
programs can be mapped to 1-safe Petri nets while preserving
flow semantics. Recall that a Petri net [21] is a tuple N =
(P, T,→,M0), where P is a set of places, T is a set of tran-
sitions such that P∩T=∅, →⊆ (P×T )∪(T×P ) is the flow
relation. Write n→m to mean (n,m) ∈ →. For n ∈ P∪T ,
•n = {m | m→n} and n• = {m | n→m} denote the preset
and postset of node n. A marking is a map M : P 7→N
and, in the tuple defining N , M0 is the initial marking.
Firing transition t∈T from marking M requires M(p) > 0
for every p ∈ •t and yields the new marking M ′ such that
M ′(p) = M(p) − 1 for p ∈ •t \ t•, M ′(p) = M(p) + 1 for
p ∈ t• \ •t, and M ′(p) = M(p) otherwise. A marking M is
reachable if there exists a finite sequence of firings, starting
at M0 and ending at M . A Petri net N is 1-safe if M(p) ≤ 1
for all p at every reachable marking including M0. Say that N
is an event graph if •p and p• are singletons for every place
p. Let N1 and N2 be two nets such that P1∩P2 = ∅. Define
their product N1×N2 to be the net N such that P = P1∪P2,
T = T1∪T2, →=→1 ∪ →2, and M0 = M1,0∪M2,0, that
is, N1×N2 is obtained by superimposing shared transitions of
the two nets—places are private. Finally, one can associate a
holding time to a place which is the time a token must spend
in the place before contributing to the enabling of transitions.
Using instantaneous broadcast: We first consider a map-
ping in which parallel composition of synchronous systems
is realized through instantaneous broadcast. No distinction is
made between the reading and the writing of a variable. Equiv-
alently, output-to-input connections are considered instanta-
neous. Referring to the synchronous application introduced
in Section III-A, for x and y two variables, the two 1-safe
event graphs NUDxy and Nxy shown in Figure 3 correspond,
respectively, to the dependencies y
UD
← x and y ← x.
NUDxy =
x y
Nxy =
x y
Figure 3. The two nets NUDxy and Nxy . Rectangles figure transitions, circles
figure places, and initial tokens are depicted by black bullets.
Consider a computing node N of the form (1) and its
associated graph G(N) as in (3). To N we associate the 1-
safe event graph N (N) equal to
NUDXX ×N
UD
Xy ×
(
p∏
k=1
NukX
)
×
(
q∏
ℓ=1
Nvℓy
)
(4)
RR n° 8494
Loosely Time-Triggered Architectures 6
Shortest firing sequences of N (N) starting from and returning
to the initial marking—we call them big-steps—are in one-
to-one correspondence with the linear extensions of partial
order  introduced in Section III-A. Thus, big-steps capture
sequential executions of the synchronous system N.
For S=N1 ‖ . . . ‖NI , define N (S)=N (N1)×. . .×N (NI)
by using (4). And, then, for S = S1 ‖ . . . ‖SI a sys-
tem as in Section III-A, we define, inductively, N (S) =
N (S1)×. . .×N (SI). Again, big-steps of N (S) capture se-
quential executions of synchronous system S. Big-steps start
from the beginning of a reaction and terminate at its end.
Considering all firing sequencess of N (S) yields the Kahn
Process Network [16] executions of S. For σ a firing sequence
of N (S), let σ be any synchronous completion of it, i.e.,
any shortest firing sequence extending σ and returning to
the initial marking. Such σ is thus the concatenation of big-
steps, i.e., represents a finite sequence of successive reactions
of synchronous system S. Hence, executing N (S) as a net
preserves the individual flows of S, i.e., the sequences of
values taken by an arbitrary variable x of S.
Using explicit links: In this setting, we consider explicit
models for the output-to-input links of the synchronous appli-
cation. That is, node N introduced in (1) is rewritten
N :
{
Xk = f(Xk−1, (ru)
1
k, . . . , (ru)
p
k)
(wy)k = g(Xk−1, (rv)
1
k, . . . , (rv)
q
k)
(5)
by distinguishing the reading of an input (here ru, rv) from
its writing (here wy). This allows modeling the link wy 7→ ry
explicitly, with or without a delay in it. See Figure 4, where
the two nets NUDwyry and Nwyry correspond, respectively, to
the links:
(ry)k = (wy)k−1 giving the dependency ry
UD
← wy
(ry)k = (wy)k giving the dependency ry ← wy
wy rywy ry
NUDwyry = Nwyry =
Figure 4. The two nets NUDwyry and Nwyry .
Now, let us investigate the consequences of Assump-
tion 4 on net N (S). Consider first the case in which S =
N1 ‖ . . . ‖NI . To capture the fact that any variable x is
transmitted, from some node j to some node i, with a positive
delay, we create a net NUDwxrx between node j and node i.
Thus, all nets modeling links are of the “NUD” form. Other
nets may be of one of the two forms of Figure 4. For the sake
of simplicity, in the following we will write Nji rather than
NUDji for a link from node j to node i.
C. LTTA Deployment and Semantics Preservation
Deploying the application S1 ‖ . . . ‖SI of formula (2) over
a strictly synchronous architecture is straightforward. In such
an architecture, computing units and communication media
are all triggered by a unique periodic global clock. The
different computing units compute in lock steps — we call
them reactions — according to the global clock. Each node
is assigned some computing unit for its execution. Then, the
computation of the different variables is scheduled within
each reaction, by respecting the partial order . In this case,
variables are updated at each reaction. We can instead cluster
a (possibly variable) number of successive clock ticks together
to form macro-reactions and update the variables once in each
macro-reaction. Now, inside each macro-reaction, one needs
to schedule the computations of the different variables by
respecting the partial order . This leaves room for computing
different variables at different clock ticks. All the above
designs correctly implement the application function, which
consists in mapping input streams to output streams. We say
that application semantics is preserved. The question is: if,
instead, deployment is performed over the LTT Architecture
of Figure 1, how can application semantics be preserved?
As discussed in Section II, CbS communication by itself
is not sufficient. In the next two sections we propose two
different protocols on top of the CbS infrastructure to ensure
semantics preservation. We now complete this section with
further assumptions and notations.
D. Further Assumptions and Notations
The following assumptions will also be considered, see
Figure 1:
Assumption 5: Local clocks (κi)i∈I possess lower and up-
per bounds Tmin and Tmax for the time interval between any
two successive ticks κik−1 and κ
i
k: ∀k ∈ N,
Tmin < κ
i
k − κ
i
k−1 < Tmax , (6)
and communication delays are bounded by τmin and τmax,
0 ≤ τmin < τ < τmax. (7)
Assumption 6: For each computing unit, executions take
at most one clock cycle and a computing unit which starts
executing freezes its input data.
We stress that communicated variables are not updated at each
reaction of the application, but only when required by the
application. Consequently, a processor does not know a priori
which variable update it is supposed to see at a given reaction.
Regarding notations, x, y, z,X , etc. denote variables. Nodes
are indexed by 1, . . . , n. We can always group the output
variables of a node into one tuple, which we regard again
as a single variable. Thus, without loss of generality, we can
assume that each node writes into a single variable labeled
with the index of the node.
In the following sections we present two protocols that were
proposed on top of CbS communication in order to ensure
that the deployment of synchronous applications over resulting
LTT Architectures is semantics preserving. The first protocol
is an adaptation of elastic circuits in hardware, and the second
one is a relaxed, time based, adaptation of the original TTA.
For each of them we indicate the required assumptions.
RR n° 8494
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IV. BACK-PRESSURE LTTA
Assumptions: Throughout this section, Assumptions 1 and
6 must hold regarding the architecture. The application for
deployment satisfies Assumptions 3 and 4. Assumptions 2
and 5 are not required in this section.
Elastic circuits were proposed in [12], [15], [11] as a
semantic preserving architecture in which Kahn Process Net-
work [16] type of execution is performed using bounded
buffers. This is achieved by relying on a mechanism of Back-
Pressure [8] by which reads from a buffer by a node is
acknowledged to the writer using a reversed virtual buffer.
Petri net Nji of Figure 5 depicts how a link j → i with a
1-buffer is implemented in an elastic circuit for running a
synchronous application with a 1-delay communication. Back-
Pressure places and arcs of this net are dashed, to distinguish
them from the corresponding direct places and arcs, which are
solid — solid and dashed places and arcs both obey the usual
net semantics. Only direct places model data communication,
Back-Pressure ones are there to prevent from buffer overflow
at the link from j to i.
In our study, however, we cannot make direct use of elastic
circuits since the activation of nodes in elastic circuits is
triggered by tokens, not by autonomous non-synchronized
clocks as in LTTA. To adapt to the constraints of LTTA,
the authors of [24] have proposed to enhance elastic circuits
with a skipping mechanism that we present now under the
name of Back-Pressure LTT Architecture. The model of this
architecture is developed using Petri nets, which we assume
1-safe throughout this section. Some places in the nets will
be filled with a color, to indicate that a holding time will be
subsequently associated with it. Also, some slight deviation
from Petri net semantics will be needed to capture priority
arising in certain conflicts.
Principle 1: To summarize the essence of this protocol,
synchronization is ensured by using tokens for slowing down
faster nodes.
Modeling the links: Figure 5 depicts net Nji associated
to each directed link j → i of the architecture. This net
assumes a 1-buffer on each link—see the discussion at the
end of Section III-B for a justification of this.
Nji =
riwj
Figure 5. Back-Pressure netNji associated to each directed link j → i
of the architecture. For performance studies of Section IV-B, the holding
time of the blue places models transmission delay.
Modeling the nodes: Reactions at node i are captured by
the net Ni shown in Figure 6, which is composed of a two-
step “read; write” together with a local skipping mechanism.
Inter-tick time is captured by a holding time (Assumption 5)
associated to each yellow place. The following holds regarding
skiping mechanism at node i
triggered by the clock of node i
skipi
ri
wi
wiri
bNi
Ni = ×
Figure 6. Net Ni showing the mechanism of skipping at node i. For
performance studies of Section IV-B, inter-tick time is captured by the
holding time of yellow places.
this skipping mechanism, which was proposed in [24] in
order to avoid computing units getting blocked — blocking
is replaced by skipping:
The skipping mechanism is triggered
by the local clock at node i.
(8)
Transitions with labels ri and wi have
priority over transition with label skipi.
(9)
In order for Figure 6 to capture feature (8), we take the
convention that an enabled transition is fired immediately.
Indeed, the transition skipi is enabled as soon as the token
is available in the yellow place. Thus, if no other transition
is available, the node must fire the skipi transition when the
holding time elapsed. Since the holding time of yellow places
models inter-tick time, it corresponds to the ticks of κi.
The composition indicated in Figure 6 by the symbol × is
by superimposing transitions having same label, thus forcing
the synchronisation of the corresponding transitions in the
composed nets. In particular, when clock κi of node i has
a tick, then action ri or wi is fired if enabled, and otherwise
skipi is fired, expressing that node i keeps silent at that tick.
The network: Referring to Figures 5 and 6, consider the
following two product nets
N̂ =
( ∏
i N̂i
)
×
( ∏
j→iNji
)
(10)
N =
( ∏
iNi
)
×
( ∏
j→iNji
)
(11)
where the product is obtained by superimposing transitions
having identical labels.
Net N̂ (without the skipping mechanisms) yields the elastic
circuit implementing the original synchronous application ac-
cording to the Kahn Process Network semantics — which is
known to preserve synchronous semantics. Observe that net N̂
exhibits no conflict and is thus an event graph (also sometimes
called marked graph). With our assumption of single-delay
communications, net N̂ is indeed 1-safe.
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On the other hand, net N is the Back-Pressure net mod-
eling our Back-Pressure LTTA, which involves the skipping
mechanism. In the remainder of this section, we first analyse
the preservation of synchronous semantics by N and then we
study its performance.
A. Preservation of synchronous semantics
This result was first proved in [24], for more general
architectures. We give here a very simple and direct proof, by
explicitly using the associated elastic circuit N̂ . The following
theorem makes no use of any argument related to timing
characteristics, with the exception of the following weak
fairness condition:
No transition can be enabled forever
without firing.
(12)
Theorem 1: Net N preserves synchronous semantics.
Proof: Net N̂ is indeed an elastic circuit which is known
to implement a synchronous program with Kahn Network
Process semantics; 1-buffers can be used on the links since
direct links all have a logical 1-delay by Assumption 4.
Observe that this first property only relies on assumptions 3–6;
it does not use Assumption 1 nor conditions (6,7) regarding
clocks and communication delays.
Let LN be the language of net N , i.e., the set of all its
firing sequences, and similarly for LN̂ . The following fairness
condition follows from (12):
It is not possible that transition skipi of the
skipping mechanism fires repeatedly for ever.
(13)
Using (13), the projection of the language LN over alphabet
{ri, wi | i = 1, . . . , n} coincides with the language LN̂ , which
proves the preservation of synchronous semantics. ⋄
Observe that fairness condition (13) is indeed much weaker
than the conjunction of (8) and Assumption 5.
B. Performance bounds
Assumptions: Assumption 5 is in force for the derivation of
performance bounds.
Let us first focus on elastic circuit N̂ defined in (10).
Assume the following conditions for this elastic circuit — they
are similar to (6) and (7):
(6’) there exist lower and upper bounds Tmin and Tmax
for the interval between any two successive firings of
a transition related to node i (it can be a read ri or a
write wi); this is captured by assigning these bounds to
the holding time of the yellow places in Figure 5.
(7’) the holding time of direct or Back-Pressure places of
Nji is bounded by τmin and τmax, for any link j → i
(direct places are the solid ones in Figure 5, whereas
Back-Pressure places are dashed).
Following classical results on event graphs [14] (Chapter 6.7,
p.247), [2] (Chapter 2.5) or (max, plus) algebras [13] (Chapters
21-26), the worst case throughput λN̂ of net N̂ is given by
the minimal ratio: number of tokens/time over all cycles of
the event graph, that is:
1/λN̂ = 2max
(
Tmax, τmax
)
(14)
Next, net N consists in adding, at each node i of net N̂ , the
skipping mechanism shown on Figure 5. Now, assume that
conditions (6) and (7) hold for net N , namely:
(6) there exist lower and upper bounds Tmin and Tmax for
the interval between two successive firings of the skipping
mechanism at any node;
(7) the holding time associated to any place of Nji is
bounded by τmin and τmax for any link j → i.
We claim that, when synchronizing with all the local skipping
mechanisms, net N̂ inherits the following values for its bounds
Tmax and τmax mentioned in (6’) and (7’):
Tmax = Tmax (15)
τmax = Tmax + τmax (16)
Indeed, bound (15) is realized by the node i with the slowest
clock, since this node does not need to skip. Bound (16) is
reached when the latest token reaches an input place of node
i but net Ni fired just before. Combining (6’), (7’), (14), (15)
and (16) yields:
Theorem 2: The worst case throughput λN of net N is
1/λN = 2 (Tmax + τmax)
Recall that Theorem 1 only requires fairness condition (13)
and Theorem 2 only requires the upper bounds in (6,7), but
not the lower bounds. Performance results are provided in [24]
for more general architectures (with arbitrary buffer sizes).
However, the proof we give here is much more straightforward.
C. Issues of blocking communication.
The skipping mechanism ensures that computing nodes
themselves never get blocked due to the failure of other nodes
or communication link. However, net N̂ involves blocking
communication between the different computing nodes of the
architecture. This means that, when focusing on the effective
communication of fresh data at a given node, blocking does
still occur in net N . This observation actually motivated
considering the alternative, time-based, LTT Architecture that
we describe and analyse in the next section.
V. TIME-BASED LTTA
Assumptions: Assumptions 1–6 hold throughout this section,
for both the preservation of semantics and the calculation of
performance bounds.
By contrast with Principle 1 used in Back-Pressure LTTA,
the following principle is followed in Time-Based LTTA:
Principle 2: Synchronization is ensured by using time for
slowing down faster nodes and tokens for speeding up slower
ones.
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Time-Based LTTA relies on an original idea of P. Caspi [19],
[10]. The aim of this protocol is to ensure a clean alternation
of writing and reading phases throughout the architecture, see
Figure 7. In this figure, we show the first reading phase R0
and writing phase W0; since R0 consists in reading initial
values sitting in local memories, it takes no time. We also show
later alternating phases. The pairs of phases Wk−1,Rk are
used in the proof of forthcoming Theorem 3 for selecting the
two integers p and q arising in the time-based LTTA protocol
shown on Figures 11 and 10.
. . .
tuning p
tuning q
Wk−1 Wk
Rk−1 Rk
W0
(1st-write)
R0
(init)
Figure 7. Alternating phases of reads and writes. The right arrow figures
the time line and k is the reaction index.
(1)
(2)
Figure 8. Synchronization principle used in time-based LTTA.
The synchronization principle used in time-based LTTA is
illustrated on Figure 8, which shows two time lines, for two
communicating nodes (1) and (2). Ticks of the local clocks
are depicted by the short thick vertical bars (note the jitter,
clocks are not periodic). Magenta rectangles depict reading-
and-computing periods; they correspond to rk−1, rk, rk+1 in
Figure 7. At the beginning, node (1) is the fastest. Thus,
it waits for a certain amount of ticks and then it writes its
computed value; this is indicated by the red dashed arrow
pointing to (2). Upon noticing this publication (after trans-
mission through the network), node (2) responds with its own
publication, indicated by the blue dashed arrow pointing to
(1). Meanwhile, node (1) remains suspended to ensure that
node (2) has enough time to publish its own fresh value, if
any (fresh values need not be produced at every reaction of
the synchronous application). Then it can repeat reading-and-
computing. In the second round, node (2) is the fastest and
publishes first. And so on.
Observe that the two publications in blue are not based on
time. They rather react to a publication by another node. The
key observation is that fast nodes slow down by waiting a
number q of ticks of their local clocks before writing their
value, whereas slow nodes accelerate by actively synchroniz-
ing on fast nodes’ publications. Then, every node waits for p
ticks of their local clocks, to ensure that all publications have
been made by other nodes before reading a new value. The
key issue is to tune p and q to the smallest values that correctly
ensure the alternation shown in Figure 7. The architecture
implementing this protocol is detailed next using again the
same Petri net framework.
Mji =
ri
w1j , . . . , w
n
j
Figure 9. Net Mji modeling directed CbS link from node j to node i.
Note the total lack of synchronization. Compare with netNji of Figure 5.
Modeling the links: Figure 9 shows net Mji, which
models CbS communication for directed link from node j
to node i—note the splitting of transition wj into mutually
exclusive transitions w1j . . .w
qj
j , motivated by the forthcoming
consideration of product (17). In this net, reads and writes can
occur concurrently and asynchronously. The left-most places
act as an edge detector to detect the publication of a new
value. Whenever one of the wqj transition is fired, the token
moves to the top place and then instantaneously returns to the
bottom place. This alternation puts a token in the central blue
place which models network communication. A holding time
τ is associated to this place to model transmission delay (see
Figure 5).
Note that, a priori, an unbounded number of tokens may
appear in the central place. It is the role of the node controllers,
which control the firing of transitions wqj and ri, to avoid this.
Furthermore, the communication medium does not guarantee
that data are delivered in due order. Indeed, since the transmis-
sion delay can vary between two publications, it is possible
that a token published after another is delivered beforehand.
Again, the role of the node controllers is to prevent this from
happening.
Modeling the nodes: In time-based LTTA synchroniza-
tion is local to each node and is a mix of time- and token-
based synchronization. It involves the nets shown in Figures 10
and 11, which are explained below.
The protocol instance running at node i is modeled by the
net
Mi = Pi ×M
r
i ×M
w
i ×
(∏
j 6=i Pj
)
(17)
where the product is by superimposing transitions with iden-
tical label. Referring to the right hand side of (17), the role of
the different components of Mi is as follows:
Net Pi records the detection of publication by another node
since the last local read (firing of transition ri). The red color
indicates that places hold a boolean status, not a token. The
blue color indicates that a latency will be subsequently associ-
ated to the place πi to model a publication delay between the
setting and reading times. Note that these “boolean registers”
can be cast into the same Petri net framework and can be seen
as macros, used here for readability—see Appendix A.
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1
1
0
0
w1i , . . . , w
qi−1
i
v1i , . . . , v
qi−1
i
pii ri8j 6= i w
qj
j
Figure 10. Net Pi. Place pii of this net latches the publications made by
other nodes, for use in the control of node i.
pi − 1 transitions
rpi−1i r
2
i r
1
i
w1i w
qi−1
i
wqii
w1i w
qi−1
i
wqiiw
2
i
v1i v
2
i v
qi−2
i
rpi−2i
vqi−1i
qi − 1 transitions
ri
ri
Figure 11. Half token ring for reads (Mri , top) and writes (M
w
i , bottom)
by node i. Yellow places model inter-tick time (see Figures 6).
The incoming arrow
ri
0
−→ πi
indicates that firing transition ri resets the boolean status in πi
to 0, to begin a new publication round; similarly, the incoming
arrow
wqqj
1
−→ πi
for every j 6=i, indicates that firing transition wqj sets the
boolean status in πi to 1. It corresponds to the publication of
another node that is first to publish. Vice-versa, the outgoing
arrow
πi
1
−→ wqi
for every 1≤q<qi, indicates that firing transition w
q
i is guarded
by the condition that the boolean status in πi equals 1, i.e,
r1i
pii
pij
publications by
the other nodes
ri w
1
i w
2
i
v1i
0
0
1
1
1
Figure 12. Result of performing (17) for the case of two or more nodes,
j 6=i, and pi = qi = 2.
a node already published a value. Observe that the action of
firing transition wqii is not guarded since there is no alternative
to it. Similarly, the outgoing arrow
πi
0
−→ vqi
for every 1≤q<qi, indicates that firing transition v
q
i is guarded
by the condition that the boolean status in πi equals 0. It means
that transitions vqi are fired whenever no publication by another
node has been seen by node i.
Net Mri , top of Figure 11, models the reading part of the
round. The progress of this net cannot be preempted, thus it
corresponds to a simple counter stopping at value p. On the
other hand net Mwi , bottom of Figure 11, models the writing
part of the round. The longest path in this net can be preempted
if a faster node publishes beforehand, i.e., if the boolean status
πi equals 1. Finally, publications by node i are broadcast to
the status place of other nodes
∏
j 6=i Pj .
We show in Figure 12 the instanciation of (17) for the case
of two or more nodes and p = q = 2.
The network: The overall net modeling time-based LTTA
is given by
M =
( ∏
iMi
)
×
( ∏
j→iMji
)
(18)
Note that the time-based LTT Architecture involves no skip-
ping mechanism.
A. Preservation of synchronous semantics
Let LN̂ be the language of net N̂ defined in (10) and
similarly for LM. Project LM over the subalphabet
{ri, w
1
i , . . . , w
q
i | i = 1, . . . , n}
by erasing transitions not belonging to this set. Then, identify,
in this projected language, the conflicting transitions wki for
k = 1, . . . , q by renaming them all wi and finally call the
resulting language L̂M.
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We then need to translate to net M assumptions 1– 6
regarding the architecture. Assumption 1 is already taken into
account by the netMji of Figure 9. Assumptions 3 and 4 are
taken into account by having the tokens as in Figures 9 and 11.
Assumption 6 is side information that needs not be reflected
in the net. Finally, conditions (6) and (7) are reformulated in
terms of the net M:
(6’) Having a holding time satisfying inequalities (6) for all
places of nets Mri and M
w
i for every i = 1 . . . n, and
(7’) (a) Referring to Figure 9, having a holding time satisfy-
ing inequality (7) for the blue place;
(b) Referring to Figure 10, having a latency satisfying
inequality (7) between the setting and reading times,
for all publication places πi, for i = 1 . . . n.
If the above assumptions regarding net M are satisfied, then
the following theorem holds, which expresses the preservation
of synchronous semantics:
Theorem 3: The following conditions on integers p and q
ensure that L̂M = LN̂ :
p >
2τmax
Tmin
+
Tmax
Tmin
(19)
q >
τmax − τmin
Tmin
+
Tmax
Tmin
+ p
(
Tmax
Tmin
− 1
)
(20)
Proof: Keeping in mind Figure 7, the conclusion of
Theorem 3 (namely, that L̂M = LN̂ holds) is an immediate
consequence of the following two properties, which hold for
every node i = 1. . .n:
Property 1 (writes): The (k − 1)th firing of one of the
(conflicting) transitions w1i . . . w
q
i occurs only after transitions
rj , j = 1 . . . n have all been fired k − 1 times.
Property 2 (reads): The kth firing of transition ri occurs
only after after all places j = 1. . .n have been written k − 1
times.
We prove the above two properties by induction over k. Thus,
we assume they are true up to k − 1.
Suppose the first (k − 1)th write by some node occurs at
real-time t. Then we claim that the last (k − 1)th write by
some (other) node occurs at the latest at time
min (t+ qTmax , t+ τmax + Tmax) (21)
The first term in the min corresponds to an “autistic” node i
that sees no publication and thus writes by firing transition wqi
after having performed its (k − 1)th reading ri, which must
have occured before t by the induction hypothesis. To derive
the second term in the min, pick a node that is the “last to
awake”: this node just missed the publication by the earliest
node, which was made available at latest at t+ τmax. It can
notice this publication at the latest within one period Tmax and
then it fires by publishing the result of its computation based
on its (k − 1)th read ri.
Note that the result is a minimum between two values.
Indeed, if τmax+Tmax < qTmax, we have τmax < (q−1)Tmax.
In this case, the slowest node should notice the first broadcast
at t + (q − 1)Tmax (at the (q − 1)th activation of the node).
On the other hand, if τmax > (q− 1)Tmax, the node writes its
value before noticing the first publication.
Using (7’-a), publications of values from the (k−1)th round
over the channel are available for reading at latest at date
(21)+τmax, that is:
min (t+ qTmax , t+ τmax + Tmax) + τmax (22)
On the other hand, the earliest kth read cannot occur before
t + pTmin. Hence condition (19), which expands to pTmin >
2τmax + Tmax, ensures that property 2 remains valid at the
kth round. Then, the latest kth read cannot occur later than
(21)+Tmax, that is
t+min (qTmax , τmax + Tmax) + pTmax
≤ t+ τmax + (p+ 1)Tmax (23)
Finally, the earliest kth write cannot occur earlier than qTmin
after the earliest kth read. Hence it cannot occur before
t + pTmin + qTmin. This value is then published no ear-
lier than τmin later. Hence condition (20), which expands
as (p+ q)Tmin + τmin > τmax + (p+ 1)Tmax, ensures that
property 1 remains valid at the kth round. ⋄
B. Performance bounds
Performance bounds are easily derived from the conditions
of Theorem 3, which are assumed to be in force:
Theorem 4: The Worst case throughput λM of net M is
given by 1/λM = (p⋆ + q⋆)Tmax, where p⋆ and q⋆ are the
optimal values for p and q according to inequalities (19) and
(20).
C. Issues of blocking communication
Net Mji exhibits no blocking read. On the other hand,
net Mi defined in (17) possesses a circuit shown in red in
Figure 12. This circuit, however, involves no synchronization
outside node i. It can therefore never be blocked. Hence, net
M is free from blocking communication between different
nodes. If a node or communication link fails by becoming
silent, then the nodes reading from that node or that link will
just proceed with their local computations using old data from
the local CbSbuffer, in combination with fresh data from live
links and nodes. Time-Based LTTA is thus fully non-blocking,
although the application enters a degraded mode in the case
of silent failure of a node or link, by using outdated data from
its failed input links.1
VI. HYBRID LTT ARCHITECTURES
In this section we compare the above two types of LTT
Architectures and study their blending.
1The semantics of the original program is not preserved in the degraded
mode.
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A. Discussion and comparison
Throughput: Let us first start with some comparisons re-
garding throughput. Firstly, the lower bound for throughput
in the Back-Pressure architecture is always given by Theo-
rem 2, that is 1/λN = 2 (Tmax + τmax). On the other hand,
from Theorem 4, performance of the time based architecture
depends on the type of situation:
For moderately distributed real-time control: delay τmax
and jitter Tmax − Tmin are non-zero but small relative to
the nominal period Tmax. In this case, Theorem 3 yields
p⋆ = q⋆ = 2, and thus 1/λM = 4Tmax. Note that transmission
delays do not matter as long as they remain small.
For widely distributed real-time control: i.e., when com-
munications are distant, reflected by Tmax/Tmin ≈ 1 and
τmax/τmin ≈ 1 but∆ =def τmax/Tmin ≫ 1, we end up having
p⋆ ≈ 2∆, q⋆ ≈ 1 ≪ ∆ and thus 1/λM ≈ 2τmax ≈ 1/λN .
Hence performances of Back-Pressure LTTA are comparable
to the ones of Time-Based LTTA for distant communications.
Robustness: Recall that net N̂ is an abstraction for com-
munication in Back-Pressure architecture. This net is subject
to blocking communication. This means that if one node gets
stuck, then all nodes will keep skipping forever, thus comput-
ing with outdated constant values and outputting nothing. The
overall application is then stuck, even though not all computing
nodes are blocked. This implies that Time-Based monitoring
must be added on top of the architecture, e.g., by means of
watchdogs that can be used by neighbor nodes to detect the
fail-stop of one node. This, however, causes slow-down and
loss of performance.
In contrast, the Time-Based protocol can still survive in
degraded mode without any slow-down when a node has expe-
rienced fail-stop. Outdated values will be used by neighboring
nodes but the rest of the system continues to function.
Flexibility: Back-Pressure architectures are very flexible
since semantics preservation does not depend on their timing
characteristics. In particular, hardware characteristics can be
changed without retuning the Back-Pressure protocol. The
same holds regarding the addition or removal of nodes and
links in the application or architecture.
Summary: Since the two architectures are similar in timing
performance, the preferred architecture depends on the relative
importance of robustness versus flexibility for the application
at hand. Since complex applications typically combine both
cases for different parts of the system, it makes sense to
consider blending the two architectures. How can this be done?
B. Blending the two architectures
In the architecture, partition the links into Time-Based ones
and Back-Pressure based ones. Nodes that are adjacent to at
least one Time-Based link are marked Time-Based as well and
are implemented according to net Mi defined in (17). Other
nodes are marked Back-Pressure based and are implemented
according to net Ni of Figure 6. For the links, several cases
occur. Homogeneous links, for which all adjacent nodes are
of the same kind, are implemented according to net Nji of
Figure 5 or net Mji of Figure 9, depending on the kind.
Now, heterogeneous links, which are adjacent to nodes of
different kinds, must be slightly adapted. For a heterogeneous
link j → i ending at a node i marked Time-Based, its
associated net is obtained by equipping netNji with a skipping
mechanism at its sink transition labeled ri; this mechanism
ensures that node i can perform reads at its own pace,
according to the Time-Based protocol. Symmetrically, for a
heterogeneous link j → i originating from a node j marked
Time-Based, its associated net is obtained by equipping net
Nji with a skipping mechanism at its source transition labeled
wj ; this mechanism ensures that node j can perform its writes
at its own pace, according to the Time-Based protocol. In
the resulting hybrid architecture, clocks of Time-Based nodes
and delays of Time-Based links are subject to the conditions
of Theorem 3. In contrast, no condition is required for the
clocks and delays of the Back-Pressure part — of course, the
performance depends on them.
VII. CONCLUSION
H. Kopetz’ TTA was the first proposal for a MoCC-based
architecture suited to distributed hard real-time systems involv-
ing feedback control. Of course, as explained in, e.g., [18],
TTA cannot be used as the single architectural paradigm in a
complex, multi-layered, embedded system.
LTTA was proposed as a relaxed version of TTA for the very
same layers. In fact, the objective of LTTA is to offer an ab-
straction that emulates TTA. This paper unifies the work done
on LTTA [24], [10], by proposing a single framework in which
the two existing variants of LTTA can be cast. This study
reveals that Back-Pressure based LTTA is more flexible but
less robust against failures than Time-Based LTTA. It therefore
makes sense to use different versions of LTTA for different
parts of the system. We thus propose a way of blending the
two architectures while maintaining the essential properties of
preservation of semantics. Further work is needed, regarding
time based LTTA, to address heterogeneous infrastructures
where ensuring the global bounds arising in Assumption 5
may be a problem.
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pii
1
0
0
1
guard (0)
guard (1)
set (1) reset (0)
Figure 13. A boolean register. One can test the value (guard) or modify the value (set and reset).
guard (1)
guard (0)
set (1) reset (0)
pi1i
pi0i
pii
Figure 14. Petri net model of a boolean register.
APPENDIX
MODEL OF A BOOLEAN REGISTER AS A 1-SAFE PETRI NET
We show here how to model boolean registers πi (see
Section V) as Petri nets. Figure 13 shows an example of a
boolean register. Note that there are two kinds of transitions.
Guards test the value of the register (1 or 0), whereas set and
reset transitions modify the value of the register. We show only
one transition of each kind but there may be several guards,
and several set and reset transitions.
Figure 14 presents the model of the register as a Petri net.
The idea is to rely on two mutually exclusive places π1i and
π1i . If the token is in place π
1
i the value of the register is true.
On the other hand, if the token is in place π0i the value of the
register is false. Thus, the guards simply test the presence of
a token in these places (see the red edges).
For set and reset transitions we need to consider two cases.
Consider a set transition (reset transitions are handled in
the same way). If the token is in place π1i the transition
consumes and replaces the token. On the other hand, if the
token is in the place π0i , the transition consumes the token
and places it in the π1i place (see the blue edges). Note that
the left most place is blue. Indeed we can associate to this
place a holding time to model the publication delay (see
Section V-A, assumption (7’)(b)). The left most place can
remain instantaneous since resets are done locally and do not
transit through the network.
The last problem is to avoid concurrent accesses to the
register. This is the role of the green edges. The central thick
place acts like a lock and ensures atomic accesses to the
register.
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